LOKESH, A. and SILPA, D. 2026. LOW-POWER FPGA IMPLEMENTATION OF SHA-256 USING CLOCK GATING AND PERFORMANCE MONITORING. International Journal of Technology, Leadership and Sciences. 2, 5 (Sep. 2026), 250–261.