SAI KRISHNA, K. and LAXMIKANTH REDDY, D. 2026. IMPLEMENT 32-BIT RISC-V ARCHITECTURE PROCESSOR USING VERILOG HDL. International Journal of Technology, Leadership and Sciences. 2, 5 (Sep. 2026), 169–179.