GAYINI, A. and NITHIN VARMA, M. 2026. LOW-POWER FPGA IMPLEMENTATION OF A SINGLE-CYCLE QC-LDPC ENCODER USING CLOCK ENABLE AND BALANCED XOR TREE. International Journal of Technology, Leadership and Sciences. 2, 5 (Sep. 2026), 180–190.