LOKESH, A.; SILPA, D. LOW-POWER FPGA IMPLEMENTATION OF SHA-256 USING CLOCK GATING AND PERFORMANCE MONITORING. IJTLS 2026, 2 (5), 250-261.