RATHNAKAR, E.; PRADEEP KUMAR, D. DESIGN AND FPGA IMPLEMENTATION OF A 128-BIT ASYNCHRONOUS GRAY CODE FIFO WITH ENHANCED ERROR MONITORING USING VERILOG HDL. IJTLS 2026, 2 (5), 123-135.