RATHNAKAR, EMBADI, and DR.A PRADEEP KUMAR. 2026. “DESIGN AND FPGA IMPLEMENTATION OF A 128-BIT ASYNCHRONOUS GRAY CODE FIFO WITH ENHANCED ERROR MONITORING USING VERILOG HDL”. International Journal of Technology, Leadership and Sciences 2 (5): 123-35. https://ijtls.com/index.php/files/article/view/91.