RATHNAKAR, E. and PRADEEP KUMAR, D. (2026) “DESIGN AND FPGA IMPLEMENTATION OF A 128-BIT ASYNCHRONOUS GRAY CODE FIFO WITH ENHANCED ERROR MONITORING USING VERILOG HDL”, International Journal of Technology, Leadership and Sciences, 2(5), pp. 123–135. Available at: https://ijtls.com/index.php/files/article/view/91 (Accessed: 3 October 2026).