RATHNAKAR, EMBADI, and DR.A PRADEEP KUMAR. “DESIGN AND FPGA IMPLEMENTATION OF A 128-BIT ASYNCHRONOUS GRAY CODE FIFO WITH ENHANCED ERROR MONITORING USING VERILOG HDL”. International Journal of Technology, Leadership and Sciences, vol. 2, no. 5, Sept. 2026, pp. 123-35, https://ijtls.com/index.php/files/article/view/91.