RATHNAKAR, EMBADI, and DR.A PRADEEP KUMAR. “DESIGN AND FPGA IMPLEMENTATION OF A 128-BIT ASYNCHRONOUS GRAY CODE FIFO WITH ENHANCED ERROR MONITORING USING VERILOG HDL”. International Journal of Technology, Leadership and Sciences 2, no. 5 (September 30, 2026): 123–135. Accessed October 3, 2026. https://ijtls.com/index.php/files/article/view/91.