LOKESH A, SILPA D. LOW-POWER FPGA IMPLEMENTATION OF SHA-256 USING CLOCK GATING AND PERFORMANCE MONITORING. IJTLS. 2026;2(5):250-261. Accessed October 5, 2026. https://ijtls.com/index.php/files/article/view/104