SAI KRISHNA K, LAXMIKANTH REDDY D. IMPLEMENT 32-BIT RISC-V ARCHITECTURE PROCESSOR USING VERILOG HDL. IJTLS. 2026;2(5):169-179. Accessed October 5, 2026. https://ijtls.com/index.php/files/article/view/95