GAYINI A, NITHIN VARMA M. LOW-POWER FPGA IMPLEMENTATION OF A SINGLE-CYCLE QC-LDPC ENCODER USING CLOCK ENABLE AND BALANCED XOR TREE. IJTLS. 2026;2(5):180-190. Accessed October 5, 2026. https://ijtls.com/index.php/files/article/view/96