SRI SAI KRISHNA KARTHIKEYA, K., & DEEPTHI, D. (2026). DESIGN AND FPGA IMPLEMENTATION OF A HIGH-PERFORMANCE RISC-V EMBEDDED PROCESSOR USING KOGGE-STONE ADDER FOR LOW-LATENCY ARITHMETIC OPERATIONS. International Journal of Technology, Leadership and Sciences, 2(5), 154-168. https://ijtls.com/index.php/files/article/view/94