SAI KRISHNA, K., & LAXMIKANTH REDDY, D. (2026). IMPLEMENT 32-BIT RISC-V ARCHITECTURE PROCESSOR USING VERILOG HDL. International Journal of Technology, Leadership and Sciences, 2(5), 169-179. https://ijtls.com/index.php/files/article/view/95