LOKESH, ATINARAPU, and DR.CHINNAIAHGARI SILPA. 2026. “LOW-POWER FPGA IMPLEMENTATION OF SHA-256 USING CLOCK GATING AND PERFORMANCE MONITORING”. International Journal of Technology, Leadership and Sciences 2 (5): 250-61. https://ijtls.com/index.php/files/article/view/104.