SAI KRISHNA, KODAM, and DR.C LAXMIKANTH REDDY. 2026. “IMPLEMENT 32-BIT RISC-V ARCHITECTURE PROCESSOR USING VERILOG HDL”. International Journal of Technology, Leadership and Sciences 2 (5): 169-79. https://ijtls.com/index.php/files/article/view/95.