GAYINI, ANUSHA, and M NITHIN VARMA. 2026. “LOW-POWER FPGA IMPLEMENTATION OF A SINGLE-CYCLE QC-LDPC ENCODER USING CLOCK ENABLE AND BALANCED XOR TREE”. International Journal of Technology, Leadership and Sciences 2 (5): 180-90. https://ijtls.com/index.php/files/article/view/96.