LOKESH, A. and SILPA, D. (2026) “LOW-POWER FPGA IMPLEMENTATION OF SHA-256 USING CLOCK GATING AND PERFORMANCE MONITORING”, International Journal of Technology, Leadership and Sciences, 2(5), pp. 250–261. Available at: https://ijtls.com/index.php/files/article/view/104 (Accessed: 5 October 2026).