SRI SAI KRISHNA KARTHIKEYA, K. and DEEPTHI, D. (2026) “DESIGN AND FPGA IMPLEMENTATION OF A HIGH-PERFORMANCE RISC-V EMBEDDED PROCESSOR USING KOGGE-STONE ADDER FOR LOW-LATENCY ARITHMETIC OPERATIONS”, International Journal of Technology, Leadership and Sciences, 2(5), pp. 154–168. Available at: https://ijtls.com/index.php/files/article/view/94 (Accessed: 5 October 2026).