SAI KRISHNA, K. and LAXMIKANTH REDDY, D. (2026) “IMPLEMENT 32-BIT RISC-V ARCHITECTURE PROCESSOR USING VERILOG HDL”, International Journal of Technology, Leadership and Sciences, 2(5), pp. 169–179. Available at: https://ijtls.com/index.php/files/article/view/95 (Accessed: 5 October 2026).