GAYINI, A. and NITHIN VARMA, M. (2026) “LOW-POWER FPGA IMPLEMENTATION OF A SINGLE-CYCLE QC-LDPC ENCODER USING CLOCK ENABLE AND BALANCED XOR TREE”, International Journal of Technology, Leadership and Sciences, 2(5), pp. 180–190. Available at: https://ijtls.com/index.php/files/article/view/96 (Accessed: 5 October 2026).