K. SRI SAI KRISHNA KARTHIKEYA and D. DEEPTHI, “DESIGN AND FPGA IMPLEMENTATION OF A HIGH-PERFORMANCE RISC-V EMBEDDED PROCESSOR USING KOGGE-STONE ADDER FOR LOW-LATENCY ARITHMETIC OPERATIONS”, IJTLS, vol. 2, no. 5, pp. 154–168, Sep. 2026, Accessed: Oct. 05, 2026. [Online]. Available: https://ijtls.com/index.php/files/article/view/94