K. SAI KRISHNA and D. LAXMIKANTH REDDY, “IMPLEMENT 32-BIT RISC-V ARCHITECTURE PROCESSOR USING VERILOG HDL”, IJTLS, vol. 2, no. 5, pp. 169–179, Sep. 2026, Accessed: Oct. 05, 2026. [Online]. Available: https://ijtls.com/index.php/files/article/view/95