A. GAYINI and M. NITHIN VARMA, “LOW-POWER FPGA IMPLEMENTATION OF A SINGLE-CYCLE QC-LDPC ENCODER USING CLOCK ENABLE AND BALANCED XOR TREE”, IJTLS, vol. 2, no. 5, pp. 180–190, Sep. 2026, Accessed: Oct. 05, 2026. [Online]. Available: https://ijtls.com/index.php/files/article/view/96