LOKESH, ATINARAPU, and DR.CHINNAIAHGARI SILPA. “LOW-POWER FPGA IMPLEMENTATION OF SHA-256 USING CLOCK GATING AND PERFORMANCE MONITORING”. International Journal of Technology, Leadership and Sciences, vol. 2, no. 5, Sept. 2026, pp. 250-61, https://ijtls.com/index.php/files/article/view/104.