SAI KRISHNA, KODAM, and DR.C LAXMIKANTH REDDY. “IMPLEMENT 32-BIT RISC-V ARCHITECTURE PROCESSOR USING VERILOG HDL”. International Journal of Technology, Leadership and Sciences, vol. 2, no. 5, Sept. 2026, pp. 169-7, https://ijtls.com/index.php/files/article/view/95.