GAYINI, ANUSHA, and M NITHIN VARMA. “LOW-POWER FPGA IMPLEMENTATION OF A SINGLE-CYCLE QC-LDPC ENCODER USING CLOCK ENABLE AND BALANCED XOR TREE”. International Journal of Technology, Leadership and Sciences, vol. 2, no. 5, Sept. 2026, pp. 180-9, https://ijtls.com/index.php/files/article/view/96.