SRI SAI KRISHNA KARTHIKEYA, KOPPISETTI, and Dr.E DEEPTHI. “DESIGN AND FPGA IMPLEMENTATION OF A HIGH-PERFORMANCE RISC-V EMBEDDED PROCESSOR USING KOGGE-STONE ADDER FOR LOW-LATENCY ARITHMETIC OPERATIONS”. International Journal of Technology, Leadership and Sciences 2, no. 5 (September 30, 2026): 154–168. Accessed October 5, 2026. https://ijtls.com/index.php/files/article/view/94.