SAI KRISHNA, KODAM, and DR.C LAXMIKANTH REDDY. “IMPLEMENT 32-BIT RISC-V ARCHITECTURE PROCESSOR USING VERILOG HDL”. International Journal of Technology, Leadership and Sciences 2, no. 5 (September 30, 2026): 169–179. Accessed October 5, 2026. https://ijtls.com/index.php/files/article/view/95.