GAYINI, ANUSHA, and M NITHIN VARMA. “LOW-POWER FPGA IMPLEMENTATION OF A SINGLE-CYCLE QC-LDPC ENCODER USING CLOCK ENABLE AND BALANCED XOR TREE”. International Journal of Technology, Leadership and Sciences 2, no. 5 (September 30, 2026): 180–190. Accessed October 5, 2026. https://ijtls.com/index.php/files/article/view/96.