LOKESH A, SILPA D. LOW-POWER FPGA IMPLEMENTATION OF SHA-256 USING CLOCK GATING AND PERFORMANCE MONITORING. IJTLS [Internet]. 2026 Sep. 30 [cited 2026 Oct. 5];2(5):250-61. Available from: https://ijtls.com/index.php/files/article/view/104