SAI KRISHNA K, LAXMIKANTH REDDY D. IMPLEMENT 32-BIT RISC-V ARCHITECTURE PROCESSOR USING VERILOG HDL. IJTLS [Internet]. 2026 Sep. 30 [cited 2026 Oct. 5];2(5):169-7. Available from: https://ijtls.com/index.php/files/article/view/95