GAYINI A, NITHIN VARMA M. LOW-POWER FPGA IMPLEMENTATION OF A SINGLE-CYCLE QC-LDPC ENCODER USING CLOCK ENABLE AND BALANCED XOR TREE. IJTLS [Internet]. 2026 Sep. 30 [cited 2026 Oct. 5];2(5):180-9. Available from: https://ijtls.com/index.php/files/article/view/96